Continuum computer architecture for exaflops computation by Sterling, Thomas
A vision of future computer
architectures that are direct
extrapolations of current trends is
easily inspired by the explosive
growth of today’s computer per-
formance, price-performance, and
applications (driven by Moore’s
Law for device technology), as
well as the more dramatic para-
digm shifts brought on by the
Internet, the Web, and grids. Yet
an examination of these trends
also reveals the possibility of
something quite different in how
we’ll organize, design, and fabri-
cate our largest computers in the
future. They even set the stage for
a revolution in computer architec-
ture that may displace the venera-
ble and highly successful “von
Neumann model” and its pre-
dominance over the past 50 years. 
One class of innovative com-
puting system being explored
today by computer scientists at
the California Institute of Tech-
nology’s Center for Advanced
Computing Research is the con-
tinuum computer architecture
(CCA), an ultra-fine-grain uni-
form structure that approximates
a continuous 3D execution
medium enabled through next-
generation submicron logic
devices. Future computers—
whether major exaflops engines
used to design and simulate
everything from controlled fusion
reactors to rapid-response medi-
cines, to compact low-power
robot brains for autonomous con-
trol of spacecraft, airplanes, auto-
mobiles, and homes, to
embedded smartware in our
clothes and bodies—may look less
like today’s microprocessors and
much more like CCAs.
Several concurrent trends in
semiconductor and other tech-
nologies will force a rethinking of
the physical structure and logical
operation of parallel computer
systems. Lithographic feature size
will be driven below 0.05 microns
by 2010, increasing the number
of devices per unit area by at least
an order of magnitude by today’s
standards. Combined with
increases in chip area, perhaps
even toward wafer-scale integra-
tion, total chip capacity will
increase from a factor of 100 to as
much as 1,000. On-chip (local)
clock speeds are likely to increase
by a factor of 10, although chip-
wide and off-chip clock rate gains
will be more modest at 3X. 
Another advance is the merger
of DRAM cell technology with
CMOS logic devices to permit
memory and processing on the
same die, enabling new classes of
structure impossible only a few
years ago; IBM and Micron Tech-
nology fabrication facilities have
already managed such a merger.
The cost is still somewhat high, so
its application is limited today;
and the logic clock rate for this
combined technology is not quite
as high as the fastest pure CMOS
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logic available. Still, it is both
functional and practical. Even
external pin counts and speeds will
increase steadily with thousands of
pins possible per chip operating at
a few GHz. Direct on-chip optical
fiber links with time-division and
wave-division multiplexing may
ultimately deliver Tbps data rates
per channel. Even more exotic
technologies are possible as well.
The implications of these
trends in combination with the
limitations imposed by speed-of-
light and design complexity will
catalyze a renaissance in novel
hardware design emphasizing
locality of action, massive paral-
lelism, replication of structure,
nearest-neighbor communica-
tions, and decentralized control. 
CCA responds to and exploits
them while circumventing many
of the constraints on scalability
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implicit in conventional design
practices. Ultimately, it will merge
the historically separate functions
of logic, communications, and
storage into a single composite
fine-grain physical element (called
a “fonton”) from which a global
uniform 3D computing medium
(called a “simultac”) may be real-
ized through replication. A fonton
holds a few words of data, each
tagged with its own virtual name,
and associates some logic directly
to them; the result is that basic
operations may be performed on
any data element directly any-
where in the system at any time.
A “word” is a collection of bytes
making up a single instance of
some data type that can be
manipulated atomically. In the
most general sense, word length
(measured in bytes) varies
depending on the type of data. A
character may be 1B long, a float-
ing point may be 8B long, and a
record with a number of fields
may be much larger. 
A fonton supports nearest-
neighbor communications and
can function in the role of a rout-
ing node for migrating informa-
tion packets (called “burtons”) in
a 3D mesh interconnect topology.
At one instance, a simultac looks
like a giant distributed memory;
at another, it appears to be a giant
3D mesh network; then again, it
can be a massive honeycomb of
simple logic units connected in
pipelines to their nearest neigh-
bors with all three modes operat-
ing concurrently. Conceptually,
this structure can be extended in
all three dimensions indefinitely,
limited only by technology, power
and cooling, and ultimately cost.
What most distinguishes the
operation of this new class of sys-
tem from conventional comput-
ers is the way it handles data and
controls execution. Unlike today’s
massively parallel processing sys-
tems, it needs no fixed location
for data and no program counters
controlling instruction sequenc-
ing. Instead, large data structures
are distributed throughout the
3D storage environment; they
migrate incrementally over time
through the simultac by diffu-
sion, as the logical structure
changes and new space is
required or locality requirements
change. Streams of instructions—
themselves a special kind of data
structure—either move across the
data, producing intermediate
results, or sit distributed in a row
of fontons through which data
streams pass, also causing inter-
mediate results to be created.
Data pointers and program
branches work together as a sin-
gle unified semantic element to
direct execution to data. 
Operations occur as quickly as
they possibly can, limited only by
latency, without resource con-
straints. They provide the poten-
tial for extremely high throughput
with a simple execution model
that exploits all levels of program
and data parallelism.
CCA-type structures, which
may become commonplace by
2020, have other advantages too.
Because data and program ele-
ments are dynamically and adap-
tively allocated to fontons, broken
fontons can be isolated on the fly
while the rest of the system per-
forms normally, thus providing
graceful degradation in the pres-
ence of either transient or perma-
nent faults. The side surfaces of
these enormous cubes provide
exceptionally high I/O bandwidth
for such applications as real-time
image processing and rapid data
set swapping from external mass
storage. The high availability of
execution logic supports real-time
functionality as well. 
More important than the spe-
cific details of CCA is that it pro-
vides but one example of the future
possibilities in achieving extraordi-
nary levels of information process-
ing through innovative structures
enabled by major advances in
device technology. Such advances
include nanotechnology, quantum
dots, and superconductor logic,
none of which of direct practical
value today, but could (within 20
years) provide the technologies
needed to build future exaflops
CCA computers.
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physical element from which a global uniform 3D computing
medium may be realized through replication.
